Location: Bangalore
Eligibility:
B.Tech/M.Tech from reputed University/College
Candidate will be responsible for design, verification and integration of various interfaces and IPs into the SoC.
Also, he will be responsible for Synthesis & Timing Closure of blocks. Proficiency in Verilog based Digital Design is preferred.
How to apply:
For more details and apply click HERE
No comments:
Post a Comment